[Boards: 3 / a / aco / adv / an / asp / b / biz / c / cgl / ck / cm / co / d / diy / e / fa / fit / g / gd / gif / h / hc / his / hm / hr / i / ic / int / jp / k / lgbt / lit / m / mlp / mu / n / news / o / out / p / po / pol / qa / r / r9k / s / s4s / sci / soc / sp / t / tg / toy / trash / trv / tv / u / v / vg / vp / vr / w / wg / wsg / wsr / x / y ] [Home]
4chanarchives logo
Why aren't our CPUs at 100% usage all of the time? For example,
Images are sometimes not shown due to bandwidth/network limitations. Refreshing the page usually helps.

You are currently reading a thread in /g/ - Technology

Thread replies: 21
Thread images: 1
File: DT_Haswell_i7_FB_678x452.jpg (69 KB, 678x452) Image search: [Google]
DT_Haswell_i7_FB_678x452.jpg
69 KB, 678x452
Why aren't our CPUs at 100% usage all of the time? For example, 100% usage caused by checking for interrupts. Is it because there simply isn't enough work to do? Or is there some limiting going on in software/hardware?
>>
Because electricity costs money lardass.
>>
>>55474068
kek
>>
>>55474068
What?

Same here.
Don't functions like sleeping require the CPU to constantly check the time?
>>
>>55474049
What is idle time?
>>
>>55474120

Checking the time is assigned to a tiny number of transistors, while every major part of the cpu is effectively sleeping in some power state. A signal somewhere will then cause the CPU to awaken and resume work. You can't say you're using your CPU's processing facilities at 100% all the time.
>>
>>55474049
You are asking some very simple questions with some very complicated answers. Short answer is that yes, there is a sort of limiting going on in the hardware and no, generally speaking there isn't enough to do to occupy a CPU one hundred percent of the time. Even if there was, it still wouldn't be working one hundred percent because of branch mispredictions and other fun things. There's also Intel Speedstep and AMD Cool'n'Quiet, which reduces the clock speed to save power and ensure that the CPU doesn't run hotter than it needs to.
>>55474068
A thoroughly unhelpful answer that just makes me suspect you don't know anything beyond the superficial.
>>
>>55474049
You may have a few liters of milk, a few liters of juice, a few kilos of various catering like cheese, salami etc, a few kilos of meat and fish in your fridge, and 10-20 liters of mineral water. Why you don't eat and drink it all in one go by yourself?
>>
>>55474198
>>55474220
Thx
>>
>>55474049
You mean like this:
https://en.wikipedia.org/wiki/Busy_waiting
?
>>
>>55474068
>>55474220
>>55474245

You didn't get the question.
>>
>>55474302
OP here

>>55474220
This was what I was looking for.

>>55474198
This was pretty informative too.
>>
>>55474245
That is one shitty comparison. Stay in school kids or this anon will be you.
>>
>>55474302
You didn't get the answer
>>
I always wondered why there isn't a hit in performance when adding cores to a cpu die?

Aren't there less transistors per core? Meaning less performance per core?
>>
>>55474376

this is /g/ everybody
>>
>>55474402
Less shitposting please.
>>
>>55474376
because u add CORES not cores
>>
>>55474049
It is, idle process does exactly that. It's just there are power saving states that lower frequency and disable parts of the chip.
>>
>>55474376
Depends on the process node and architecture in question.

In general though, if you're duplicating cores on the die, its always an increase in the respective transistor counts for each core. So if i have a core design that takes 220M transistors, and I have 2 currently on my die, depending on the process node and the characteristics of the node, I could spend another 440M transistors and get another 2 cores.

It is only a performance hit when the LLC or the memory becomes bottlenecked trying to feed and maintain coherency between all of the cores. its why Intel's super high end Xeons are essentially split into 2 on-die clusters of cores, cache, and memory controllers. A singular monolithic quad channel controller cannot service all of the memory requests 22 cores and 44 threads ask for, and accesses to the last level cache would clock the shit out of the on-die communication bus.
>>
>>55474522
Thanks

I somewhat follow what you are saying
Thread replies: 21
Thread images: 1

banner
banner
[Boards: 3 / a / aco / adv / an / asp / b / biz / c / cgl / ck / cm / co / d / diy / e / fa / fit / g / gd / gif / h / hc / his / hm / hr / i / ic / int / jp / k / lgbt / lit / m / mlp / mu / n / news / o / out / p / po / pol / qa / r / r9k / s / s4s / sci / soc / sp / t / tg / toy / trash / trv / tv / u / v / vg / vp / vr / w / wg / wsg / wsr / x / y] [Home]

All trademarks and copyrights on this page are owned by their respective parties. Images uploaded are the responsibility of the Poster. Comments are owned by the Poster.
If a post contains personal/copyrighted/illegal content you can contact me at [email protected] with that post and thread number and it will be removed as soon as possible.
DMCA Content Takedown via dmca.com
All images are hosted on imgur.com, send takedown notices to them.
This is a 4chan archive - all of the content originated from them. If you need IP information for a Poster - you need to contact them. This website shows only archived content.